• 中国计算机学会会刊
  • 中国科技核心期刊
  • 中文核心期刊

Computer Engineering & Science ›› 2020, Vol. 42 ›› Issue (12): 2179-2185.

Previous Articles     Next Articles

Design and implementation of RISC-V assembler supporting vector instructions

DENG Ping,ZHU Xiao-long,SUN Hai-yan,Ren Yi   

  1. (School of Computer,National University of Defense Technology,Changsha 410073,China)
  • Received:2020-06-10 Revised:2020-07-15 Accepted:2020-12-25 Online:2020-12-25 Published:2021-01-05

Abstract: Vector computing can effectively improve the computing efficiency of computers and reduce unnecessary hardware overhead. With the improvement of CPU computing capability, the expansion of register number, and other hardware development trends, vector computing has becoming one of the widely used technologies to improve the CPU performance. The RISC-V architecture, which is highly focused on, also needs vector technology to improve the architecture performance. The open source RISC-V assembler only support standard instructions, and does not support vector instructions until now. In order to support RISC-V vector instructions, this paper details the design and implementation of RISC-V assembler supporting vector instructions.

Key words: RISC-V, vector instructions, instruction set, assembler