Abstract:

In this paper,the issues of the clock distribution network in VDSM high-performance VLSI design are presented.And some possible solutions to these iss ues are summarized.The future research directions in clock distribution networks are briefly described in the end.

Key words:  （clock distribution network, clock uncertainty, skew, jitter, power, clock tree）