[1]Carlstrm J,Bodén T.Synchronous Dataflow Architecture for Network Processors[C]∥Proc of IEEE MICRO’04,2004:1018.
[2]Intel Corporation. Intel IXP2800 Network Processor[EB/OL].[20040915].http://developer. intel.com/design/network/products/npfamily/ixp2800.htm.
[3]Allen J,Bass B,Basso C,et al. IBM PowerNP Network Processor: Hardware, Software, and Applications[J]. IBM Journal of Research and Development, 2003, 47(2/3):177194.
[4]Seamans E,Rosenblum M.Parallel Decompositions of a PacketProcessing Workload[C]∥Proc of ANCHOR’04, 2004:2532.
[5]Silc J, Robic B,Ungerer T. Asynchrony in Parallel Computing: from Dataflow to Multithreading[J].Parallel and Distributed Computing Practices, 1998,1(1):133.
[6]Kienhuis A C J. Design Space Exploration of Streambased Dataflow Architectures[EB/OL].[20070615].ftp://cas.et.tudelft.nl/pub/kienhuis/thesis.pdf.
[7]Li Tao, Zhang Xiaoming, Sun Zhigang. DynaNP—A CoarseGrain Dataflow Network Processor Architecture with Dynamic Configurable Processing Path[C]∥Proc of SNPD’07, 2007:182187.
[8]IDT Corporation. LA1: LookAside Processor Interface and Applications[EB/OL].[20070516].http://www.scantec.de/Whitepaper/IDT/LookasideProcessorinterfaceandapplications.pdf.
[9]Sun Fei, Ravi S, Raghunathan A, et al. Jha: A Synthesis Methodology for Hybrid Custom Instruction and Coprocessor Generation for Extensible Processors[J]. IEEE Transactions on CAD of Integrated Circuits and Systems, 2007,26(11):20352045.
[10]Vassiliadis N, Theodoridis G, Nikolaidis S. The ARISE Approach for Extending Embedded Processors With Arbitrary Hardware Accelerators[J]. IEEE Transactions on VLSI Systems, 2009,17(2):221223.
[11]LEON3 Processor Core[EB/OL].[20090417].http://www.gaisler.com. |