[1]Pinto A, Bonivento A, Annivincentelli S. System Level Design Paradigms: PlatformBased Design and Communication Synthesis[J]. ACM Transactions on Design Automation of Electronic Systems, 2006, 11(3):537563.
[2]Aslam N, Arslan T, Erdogan A. Algorithmic Level Design Space Exploration Tool for Creation of Highly Optimized Synthesizable Circuits[C]∥Proc of IEEE International Conference on Acoustic Speech and Signal Processing,2007:8184.
[3]Gries M. Methods for Evaluating and Covering the Design Space During Early Design Development[J]. Integration the VLSI Journal, 2004, 38(2):131183.
[4]Grotker T, Liao S, Martin G, et al. System Design with SystemC[M]. Kluwer Academic Publishers, 2002.
[5]http://www.aspect.org.
[6]Deharbe D, Medeiros S. AspectOriented Design in SystemC: Implementation and Applications[C]∥Proc of the 19th Annual Symposium on Integrated Circuits and Systems Deisng,2006:119124.
[7]Jakachi G. AspectOriented Techniques for Extraction of Communication Models from SystemC Designs[C]∥Proc of the 5th International Conference ASIC, 2003:262265.
[8]Engel M, Spinczyk O. Aspect in Hardware: What Do They Look Like?[C]∥Proc of 2008 ASOD Workshop on Aspects, Components, and Patterns for Infrastructure Software, 2008:16.
[9]Robison D. An Introduction to Aspect Oriented Programming in e[EB/OL].[20060915].http://www.verilab.com/downloads.html.
[10]Yu X Y, Fleischer B, Chan Y H, et al. A 5GHz+ 128bit Binary FloatingPoint Adder for POWER6 Processor[C]∥Proc of the 32nd European SolidState Circuits Conference, 2006:166169.
[11]Kogge P M, Stone H S. A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations[J]. IEEE Transactions on Computers, 1973,C22(8):786793.
[12]Ladner R, Fischer M. Parallel Prefix Computation[J]. Journal of ACM, 1980,27(4):831838.
[13]Zimmermann R. NonHeuristic Optimization and Synthesis of ParallelPrefix Adders[C]∥Proc of International Workshop on Logic and Architecture Synthesis,1996:123132.
[14]Liu Jianhua, Zhu Yi, Zhu Haikun, et al. Optimum Prefix Adders in a Comprehensive Area, Timing and Power Design Space[C]∥Proc of the 2007 Asia and South Pacific Design Automation Conference,2007:609615. |