差分对内偏斜对25 Gbps背板信号完整性的影响分析

J4 ›› 2014, Vol. 36 ›› Issue (12): 2280-2285.

差分对内偏斜对25 Gbps背板信号完整性的影响分析

胡军，李晋文，曹跃胜，杨安毅，张伟

（国防科学技术大学计算机学院，湖南长沙 410073）

收稿日期:2014-08-10 修回日期:2014-10-08 出版日期:2014-12-25 发布日期:2014-12-25
基金资助:
国家863计划资助项目（2012AA01A301）

Effect of intra-pair skew between differential
pair on signal integrity in 25Gbps backplane

HU Jun,LI Jinwen,CAO Yuesheng,YANG Anyi,ZHANG Wei

(College of Computer,National University of Defense Technology,Changsha 410073,China)

Received:2014-08-10 Revised:2014-10-08 Online:2014-12-25 Published:2014-12-25

摘要/Abstract

摘要：

数字系统设计和信号完整性工程师面对25 Gbps信号传输挑战时，必须重视差分对内偏斜这个关键问题。先介绍差分对内偏斜产生的原因，然后从时域、频域分析了差分对内偏斜对25 Gbps背板信号完整性的影响，通过基于测试的通道仿真估算25 Gbps信号传输的差分对内偏斜容限；最后，提出了减少差分对内偏斜的工程处理方法。

关键词: 差分对内偏斜, 信号完整性, 通道仿真, 偏斜容限

Abstract:

Faced with the challenge of 25 Gbps signal transmission,digital system design and signal integrity engineers must pay attention to the critical issue of intrapair skew between differential pairs.Firstly,the cause of intra-pair skew between differential pairs is introduced. Secondly,effects of intrapair skew between differential pairs on signal integrity in 25 Gbps backplane are analyzed from frequency domain and time domain.At the same time,the margin of intra-pair skew between differential pairs for 25 Gbps signal transmission is evaluated by testbased channel simulation.Finally,the engineering treating methods are provided to reduce intra-pair skew between differential pairs.

Key words: intra-pair skew;signal integrity;channel simulation;skew margin

胡军，李晋文，曹跃胜，杨安毅，张伟. 差分对内偏斜对25 Gbps背板信号完整性的影响分析[J]. J4, 2014, 36(12): 2280-2285.

HU Jun,LI Jinwen,CAO Yuesheng,YANG Anyi,ZHANG Wei. Effect of intra-pair skew between differential
pair on signal integrity in 25Gbps backplane [J]. J4, 2014, 36(12): 2280-2285.

参考文献［4］

［1］	OIFCEI03.0, Common Electrical I/O (CEI) Electrical and Jitter Interoperability agreements for 6G+ bps, 11G+ bps and 25G+ bps I/O［S］. CA:the Optical Internetworking Forum, 2011.
［2］	IEEE 802.3bjTM/D1.3 (Amendment of IEEE Std 802.3 2012), Draft Standard for Ethernet Amendment X:Physical Layer Specifications and Management Parameters for 100 Gb/s Operation Over Backplanes and Copper Cables ［S］. NY:IEEE Computer Society,20121007.
［3］	Kunz E, Choi J Y, Kunda V, et al. Sources and compensation of skew in singleended and differential interconnects［C］∥Proc of DesignCon’14,2014:1.
［4］	Hall S H, Hall G W, McCall J A. Highspeed digital system design［M］. Wu Wei, translation. Beijing: China Machine Press，2005.(in Chinese)
［5］	Ahmad M，Bugg M，Fitzgerald G，et al. Skew in twinaxial cables and its significance in next generation differential signaling［C］∥Proc of DesignCon’13, 2013:1.
	附中文参考文献：
［4］	Hall S H, Hall G W, McCall J A. 高速数字系统设计［M］. 伍微,等译. 北京：机械工业出版社，2005.

[1]	李宝峰, 黎铁军, 刘勇辉, 马柯帆, 罗煜峰, 姚信安. 56 Gbps高速信号传输系统仿真验证设计[J]. 计算机工程与科学, 2023, 45(02): 228-236.
[2]	李川, 郑浩, 王彦辉. 硅转接层高带宽存储互连通道信号完整性设计及仿真[J]. 计算机工程与科学, 2022, 44(02): 199-206.
[3]	李川，王彦辉，郑浩. DDR4并行互连传输串扰特性仿真与分析[J]. 计算机工程与科学, 2019, 41(04): 612-617.
[4]	孙岩,黎铁军,艾明哲,胡军,曹跃胜. 基于仿真的14Gbps高速通道设计与优化[J]. J4, 2014, 36(08): 1455-1461.
[5]	黎铁军，孙岩，邹京，张秀峰. FT1500处理器中仿真驱动的DDR3封装设计[J]. J4, 2014, 36(04): 579-583.
[6]	曹跃胜胡军刘烨铭. 高速SERDES的多板传输技术与SI仿真[J]. J4, 2008, 30(8): 139-143.
[7]	张葱仔冯丹覃灵军余红梅. 对象存储控制器的硬件设计与仿真[J]. J4, 2006, 28(12): 93-95.
[8]	马剑武陈书明孙永节. 深亚微米集成电路设计中串扰分析与解决方法[J]. J4, 2005, 27(4): 102-104.