[1] |
Nit I, Rapan A.Improving verification methodologies in digital circuits modeling[J].U P B Scientific Bulletin,2012,Series C,74(2):79-86.
|
[2] |
Wang S P, Huang K, Xie T Y, et al.Hybrid model:An efficient symmetric multiprocessor reference model[J].Journal of Electrical and Computer Engineering,2015,2015:Article ID 915409.
|
[3] |
Bryant R E.A methodology for hardware verification based on logic simulation[J].Journal of the ACM,1991,38(2):299-328.
|
[4] |
Kamkin A S,Chupilko M M.Survey of modern technologies of simulation-based verification of hardware[J].Programming and Computer Software,2011,37(3):147-152.
|
[5] |
Zhang Heng, Shen Hai-hua.Function verification of Godson2 processor[J].Journal of Computer Research and Development,2006,43(6):974-979.(in Chinese)
|
[6] |
Suhbert K D, Roesner W, Ludden J M, et al. Functional verification of the IBM POWER7 microprocessor and POWER7 multiprocessor systems[J]. IBM Journal of Research and Development, 2011,55(3):308-324.
|
[7] |
Zhu Ying,Chen Cheng, Xu Xiao-hong,et al. Design and implementation of FPGA verification platform for multiple-core microprocessor[J].Journal of Computer Research and Development,2014,51(6):1295-1303.(in Chinese)
|
[8] |
Ludden J M,Roesner W,Heiling G M,et al.Functional verification of the POWER4 microprocessor and POWER4 multiprocessor systems[J].IBM Journal of Research and Development,2002,46(1):53-76.
|
[9] |
Huang Yong-qin,Zhu Ying,Ju Peng-jin,et al.Functional verification of “ShenWei-1” high performance microprocessor [J].Journal of Software,2009,20(4):1077-1086.(in Chinese)
|
[10] |
Hu Xiang-dong,Ju Peng-jin, Zhu Ying, et al.Hierarchical and reusable simulation environment for high-performance processor verification [J].Science in China(Information Sciences),2015,45(4):535-547.(in Chinese)
|
[11] |
Brahme D S, Cox S,Gallo J,et al.The transaction-based verification methodology: Technical report #CDNL-TR-2000-0825[R].Berkely:Cadence Berkely Labs,2000.
|
[12] |
TLM-driven design and verification methodology[EB/OL].[2021-07-15].http://www.cadence.com/.
|
[13] |
Kasuya A,Tesfaye T.Verification methodologies in a TLM-to-RTL design flow[C]∥Proc of the 44th Annual Design Automation Conference,2007:199-204.
|
[14] |
Transaction recording SDI2 reference product version 15[EB/OL].[2015-07-01].http://www.cadence.com/.
|
[15] |
Transaction explorer reference product version 15[EB/OL].[2015-07-01].http://www.cadence.com/.
|
|
附中文参考文献:
|
[5] |
张珩,沈海华.龙芯2号微处理器的功能验证[J].计算机研究与发展,2006,43(6):974-979.
|
[7] |
朱英,陈诚,许晓红,等.一款多核处理器FPGA验证平台的设计与实现[J].计算机研究与发展,2014,51(6):1295-1303.
|
[9] |
黄永勤,朱英,巨鹏锦,等.“申威-1号”高性能微处理器的功能验证[J].软件学报,2009,20(4):1077-1086.
|
[10] |
胡向东,巨鹏锦,朱英,等.高性能处理器层次化可重用模拟验证环境[J].中国科学(信息科学),2015,45(4):535-547.
|